Thanks for visiting my page.
I am Santanu Sarma. I received my Ph.D. in Computer Science from Donald Bren School of Information and Computer Science. I am affiliated with the Center for Embedded and Cyber-Physical Systems (CECS) at the University of California Irvine. Before joining UCI, I worked as a research scientist/engineer at ISRO Satellite Centre, Indian Space Research Organization, Bangalore. My research interests are in the areas of embedded and cyber-physical systems, machine learning and control of smart MPSoCs, mobile computing systems, and Internet-of-Things. I collaborate with Prof. Dutt, Prof. Nicolau, and Prof. Nalini Venkatasubramanian for the Variability Expedition Project and the Cypress Project . I also closely work with Prof. Puneet Gupta of UCLA and Prof. Axel Jantsch of TU Vienna, Austria.
Ph.D. Thesis : Cyber-Physical System-on-Chip (CPSoC) : An Exemplar Self-Aware SoC and Smart Computing Platform.
Embedded systems are increasingly seeing the need for self-awareness to operate autonomously in the face of uncertainty and unpredictability in the environment, the applications they execute, and in the manufactured hardware. The notion of self-awareness enables a system to monitor its own state and behavior such that it is capable of making judicious decisions and adapt intelligently. However, emerging Multiprocessor Systems-on-chip (MPSoCs), used by these embedded systems and devices, still treat elements of intelligence, specifically self-awareness, as a second-class design requirement, supporting them with ad hoc and poorly-developed awareness mechanisms, architectural supports, and system software. This dissertation overcomes these limitations by providing the foundation for a new class of self-aware adaptive MPSoCs called a Cyber-Physical-System-on-Chip (CPSoC). Unlike traditional MPSoCs, CPSoCs are distinguished by an intelligent co-design of the control, communication, and computing (C3) infrastructure while considering both the cyber and physical aspects together so as to adaptively achieve desired objectives and goals. CPSoC’s sensor-actuator rich scalable architecture intrinsically couples on-chip and cross-layer sensing and actuation to enable self-awareness in a principled way. The thesis corroborates, through experiments and FPGA prototypes, the key idea that giving the SoC the freedom to opportunistically adapt the software and the hardware stack by infusing self-awareness mechanisms and steerable knobs across the stack can open up new and otherwise untapped opportunities in energy efficiency, performance, and thermal resilience. [pdf]